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ABSTRACT
Accurate memory prefetching is paramount for processor
performance, and modern processors employ various
techniques to identify and prefetch different memory
access patterns. While most modern prefetchers target
spatio-temporal patterns by matching memory addresses
that are accessed in close proximity (either in space or
time), the recently proposed concept of semantic locality
views locality as an artifact of the algorithmic level and
searches for correlations between memory accesses and
program state.
While this approach was shown to be effective, cap-
turing semantic locality requires significant associative
learning capabilities. In this paper we utilize neural
networks for this task. We leverage recent advances in
machine learning to propose a neural network prefetcher.
We show that by observing program context, this
prefetcher can learn distinct memory access patterns that
cannot be covered by other state-of-the-art prefetchers.
We evaluate the neural network prefetcher over SPEC2006,
Graph500, and several microbenchmarks. We show that
the prefetcher can deliver an average speedup of 30%
for SPEC2006 (up to 2.7×) and up to 4.6× over kernels.
We also present a high-level design of our prefetcher,
explore the power, energy and area limitations, and pro-
pose several optimizations for feasibility. We believe that
this line of research can further improve the efficiency
of such neural networks and allow harnessing them for
additional micro-architectural predictions.
1. INTRODUCTION
Hiding memory access latency through memory prefetch-
ing is increasingly critical to processor performance. As
a result, most modern processors employ multiple types
of prefetchers to cover a wide range of application be-
haviors. Existing prefetching schemes are designed to
identify specific memory access patterns, ranging from
sequential and strided access patterns to traversals over
linked data structures. Most of these schemes target
spatio-temporal locality. They analyze the memory ac-
cess stream and identify spatio-temporal relations and
instances of temporal correlation between addresses or
address-space artifacts (e.g., address deltas) [1].
An alternative view of data locality was recently pro-
posed by Peled et al. [2]. The proposed semantic locality
model argues that spatio-temporal locality is a manifes-
tation of a fundamental relation between accesses that is
derived from the program semantics. According to this
approach, access locality is an artifact of the algorith-
mic design of the code. Correlations between memory
accesses may therefore be inferred from the program
state, which in turn can be represented through vari-
ous attributes of program and machine context at any
point during the run. However, the detection of state-
address correlation is not deterministic. The simplistic
reinforcement learning method proposed by Peled et al.
extracted a number of attributes describing the program
state and history, but could not discern between use-
ful attributes and superfluous ones. This suggests that
a stronger learning mechanism is required to extract
semantic correlation.
Neural networks have become extremely popular in
recent years as generic tools for solving complicated
learning problems. Their structure allows them to solve
non-linear classification problems, to learn patterns, and
to perform associative reasoning tasks. As such, they
appear to present a compelling alternative as the en-
gine behind a semantic prefetcher. We believe that
once technology advances enough to alleviate their pow-
er/performance costs, they will become the dominant
predictors and prefetchers in future CPUs.
In this paper, we present a neural network prefetcher
that examines various machine and workload attributes
and predicts memory addresses that will be accessed by
the running program in the near future.
Our exploration demonstrates that a neural network
prefetcher can be dynamically trained to learn multi-
ple access patterns that are today targeted by multiple,
distinct, heuristic memory prefetchers. We analyze the
learning rate of neural networks and their applicability to
dynamically learning memory access streams, the encod-
ing of access patterns as synaptic weights in a network,
and the network size required to store address correla-
tions. In particular, we explore the limits of pattern
complexity that various neural networks can learn, and
examine their success over sequences representing the
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specialization of common existing prefetchers. Alongside
these benefits, we also study the technical challenges of
implementing a neural network prefetcher.
Our contributions in this paper are as follows:
• We present multiple methods for learning memory
access patterns using neural networks.
• We explore the limits of pattern detection and pre-
dictability using different neural network layouts.
We evaluate the size, depth and characteristics of
networks suited for address prediction, and discuss
various trade-offs in the implementation of a neural
network prefetcher.
• We define and implement a neural network prefetcher
and evaluate its performance using gem5 [3] over a
variety of benchmark suites, including SPEC2006 [4],
Graph500 [5], and a variety of hand-written kernels.
We show that our prefetcher can gain an average
speedup of 30% over SPEC2006, and up to 4.6×
on some kernels, compared to a baseline without
prefetching.
The remainder of this paper is organized as follows:
Section 2 describes the challenges of contextual prefetch-
ing. Section 3 describes a context-based neural-network
prefetcher. Section 4 explores design considerations for
the neural network. Section 5 presents related work.
Section 6 describes the experimental methodology used.
Section 7 describes the simulation results, and we con-
clude in Section 8.
2. LEARNINGMEMORYACCESS PATTERNS
Prefetchers observe the sequence of memory accesses
performed by the processor and use that information to
predict future memory accesses and fetch their associated
data ahead of time. The prefetch problem statement
can therefore be formulated as follows: at any point
during the run, given the history of memory addresses
previously accessed (and any complementary informa-
tion available), produce the most likely N addresses to
continue the sequence.
When observing a sequence stripped of any additional
information, this task is known as the problem of uni-
versal prediction [6], which is prevalent in the field of
information theory and often handled with probabilistic
tools. However, since we know that the stream repre-
sents accesses to structured data, constructed and used
by an algorithm with some form of internal logic and
recurrence, we have better chances of finding order in
the underlying semantics that produced it.
2.1 Identifying semantic locality
Memory access streams are usually constructed of mul-
tiple sub-streams. Each of these sub-streams represents
a portion of the application and is generated by distinct
elements of the program semantics. The relations within
such sub-streams can be defined as semantic locality [2]
if they represent consequential (not merely consecutive)
actions. Such relations may include pointer or index
Figure 1: Access patterns during one of the phases of MCF,
over several memory activity ranges (covering over 30% of the
runtime). The bottom range (also enlarged in Figure 2) exhibits
an interesting pattern that represents a quicksort algorithm. Other
patterns include direct linear strides representing the direct fields
in the array of arc structs, while the scatters represent indirectly
linked elements accessed through the pointers there.
Figure 2: Zoom-in on several quicksort phases from Figure 1.
The pivot in each step is chosen and elements are rearranged on
its sides, creating a cone shape. Each pivot creates a skewed cone
according to its location.
arithmetics, pointer dereferencing, or other forms of
manipulations.
The program interleaves these sub-streams, effectively
forming a global stream that is further reordered at run-
time by program control flow and sometimes also by an
underlying out-of-order micro-architecture. This makes
isolation of elements in the sequence very hard, since
the prefetcher doesn’t always know where to look for
patterns, and since the patterns themselves often vary
in their relation types.
Figure 1 shows an example of multiple sub-streams
that are simultaneously active in the SPEC2006 MCF
benchmark. The different memory ranges reflect differ-
ent data sets (lists, trees, and arrays pointing at each
other) that are interleaved by the algorithm. Each range
has different characteristics, some with spatial layout
and a linear access pattern, and others with more com-
plicated accesses. For example, Figure 2 illustrates a
quicksort phase in MCF, going back and forth around
a pivot element at each iteration. This mixture of ac-
cess patterns demonstrates the interleaving problem, as
each sub-stream would benefit from different prefetching
techniques.
Most common prefetchers are designed to handle spe-
cific types of semantic relations and patterns, most often
based on their manifestations as spatio-temporal locality
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or temporal correlation. Table 1 shows simple examples
of such relations. Real applications with complex se-
mantics often exhibit many types of relations (as shown
in the MCF example), making the use of predefined
relations insufficient. One of our goals in this paper is
to explore whether a sufficiently powerful and generic
learning model can identify and learn all memory access
patterns and semantic relations used by a program.
2.2 Observing semantic locality by context
Since memory accesses are derived from the algo-
rithms, the data structures, and the programming paradigms
used, the program context itself can become a useful
hint in the deobfuscation of the access stream. For
that reason, most advanced prefetchers employ some
portions of the program context to isolate substreams
and discover patterns within them. The last column in
Table1 shows examples of the context attributes used by
each prefetcher. This raises the question whether truly
abundant context will allow better pattern isolation and
detection of true semantic locality.
We define a program context-state as a state vector
with the current values of a set of attributes representing
the CPU and program state (e.g., register values, branch
and access history, access type). Each memory access
has a distinct context-state at the time of dispatch that
has some correlation to what the program was doing at
that exact moment. Even though we cannot infer what
the program was doing from this information, we can
still correlate between that action and the state of the
program. Strong correlation between past contextual
states and future addresses often indicates true semantic
relation [2].
However, a context that is not detailed enough may
fail to expose the desired relations, while an overly de-
tailed context may overfit. An effective context can
only be found using the attributes that are semanti-
cally meaningful for a given relation (e.g., the register
used for computing an address, or an IP for recurring
accesses into a data structure). Selectively picking con-
text attributes and identifying their relations to future
memory accesses of the program require unique learning
capabilities. Thanks to recent developments in the field
of machine learning, we believe this can be achieved
through online training of neural networks.
3. THECONTEXTUALNEURALNETWORK
PREFETCHER
The proposed neural network prefetcher predicts fu-
ture memory accesses based on current program context.
We use a neural network to extract the contextual infor-
mation and derive prefetch patterns that were associated
with similar contexts in the past.
The proposed prefetcher, shown in Figures 3 and 4,
receives the stream of memory addresses accessed by
the program and the context state at the time of each
access. The context states are represented as bit-vectors
describing CPU attributes, as shown in Figure 5. These
attributes were already shown [2] to be useful in se-
mantic correlation of various access stream patterns.
Elements representing accumulated history values are
implemented using shift registers and concatenate a sub-
set of each value.
The prefetcher is divided into two main parts:
• The association unit, shown in Figure 3, is responsi-
ble for producing and tracking the context-address
associations.
• The neural network unit, shown in more detail in
Figure 4, is responsible for learning the associations
and producing predictions based on context state
vectors.
Figure 6 describes the main workflow of the prefetcher.
3.1 Selecting context-address associations
The prefetcher must be able to train on unsupervised
samples of context-address pairs based on the observed
history. We do not know at the time of training whether
the associations will prove to be semantically related.
Thus, we rely on recurrence to strengthen true relations
over time.
Since we want to establish a useful prefetch distance,
we must represent a long window of history between
each context and the associated address it should predict.
This presents the challenge of picking context-address
pairs within this window that are likely to be seman-
tically related and are not too close or too far away.
To address this challenge we maintain the association
queue. This queue stores the history of context states
and addresses observed on every memory unit access.
On every access we push the current state vector and
address at the head of the queue, and pop the element
at the tail which represents the oldest stored context
state SN . We then choose one of the recent addresses
from the queue to associate with it. Since the addresses
are selected from around the head of the queue, they
represent a distance of roughly N accesses (where N , the
queue size, is selected to fit the desired prefetch depth
given the machine average miss time). We used a queue
of 128 elements in our runs.
Ideally, we would prefer a fixed distance between the
associated context state and address, to better capture
recurrence. However, the actual distance of semantically
related pairs may change between iterations due to out-
of-order execution or code path changes. To mitigate,
we allow some variance in the association depth. We
achieve that by observing the most recent addresses (A0
.. Ad) as a possible association for SN , selecting the
best candidate for a match.
Notably, all addresses that reported an L1 cache hit
are filtered out of the selection process under the assump-
tion that we should focus on predicting accesses that
incur miss penalties. Nevertheless, they still allocate an
entry in the association queue for correct depth track-
ing, and their context state may still trigger predictions.
Accesses that hit a cache line installed by a prefetch are
treated like misses so that we may strengthen the useful
association they represent.
During the training phase, SN is first fed into the
neural network to produce a prediction on the output.
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Prefetcher Sample sequence Sample rule Context info used
Streamer A A+1 A+2 A+3 A+4 A+5 +1,+1,... Last address
Strider A A+n A+2n A+3n A+4n A+5n +n,+n,... Last address
SMS [7] A A+n A+m B B+n B+m offsets: 0,n,m Address delta history
Markov [8] A B A C A B A
33%−−−→ B ; A 66%−−−→ C Last address
VLDP [9], GHB */DC [10] A A+2 A+3 A+5 A+6 A+8 +2,+1,+2,+1.. Address delta history
GHB PC/* [10] A1 B1 A2 B2 A3 B3 PCA : An ; PCB : Bn PC + Addr. delta his-
tory
Table 1: Example pattern types targeted by common prefetchers, including streamers/striders, Spatial-based prefetchers (SMS) which
repeat a pattern around anchor addresses, Markov prefetchers which rely on a probability model, VLDP and delta-correlation GHB which
learn recurring delta patterns, and GHB/PC which records patterns based on PC.
Figure 3: NN prefetcher diagram, showing the association queue,
the NN unit, the logic for selecting which associations to train,
and the prefetch queue that keeps prefetches for feedback.
This output is matched against the recent d addresses
read from the queue, and the closest match is selected
(the address Ai such that the delta from the predicting
address Ai−AN has the most bits matching the network
output: argmini(popcnt((Ai−AN )⊕NNout))). We rely
on the slow momentum of the gradient descent method
to produce the strongest recurring pattern for that given
input and further strengthen such associations, assuming
they represent a semantic connection. In parallel, this
eliminates random or transient associations.
Since address deltas are more likely to be associated
within related memory ranges, it is best to restrict the
maximal delta we may associate. This restriction is
very useful in some cases, but may become detrimen-
tal if the data sets are highly fractured. We therefore
apply a dynamic limit, where the maximal delta limit
is incremented when the prefetcher is deemed insuffi-
ciently useful. If the percentage of useful prefetches (i.e.,
prefetches that are hit by demand accesses) stays below
a predefined threshold over a period of time, we raise the
maximal delta limit (linearly, by multiples of 0x2000) to
allow farther associations. These values were tuned to
achieve a fast but thorough scan. We allow several cyclic
sweeps through possible maximal deltas, each having
a chance to generate useful new associations that were
forbidden before, and eventually select the value that
performed best.
In addition, we observed the need to kickstart the
initial convergence of the neural network, especially in
the presence of conflicting associations (occasions when
the same context is associated with different addresses).
For that purpose, we add a context hash: each context
Figure 4: The ”heart” of the NN prefetcher is a 32x32 systolic
array matrix multiplier with 8b precision. The array is fed by
various input/error buffers (depending on the phase) and the
weight vectors, managed by a controller.
Figure 5: 128-bit context state vector used for semantic approx-
imation. LIP history concatenates bits [8:1] of recent memory
access LIPs, delta history concatenates bits [14:2] of the deltas
between them.
vector being associated will store the associated delta
into a table indexed by a hashing of the context vector.
When selecting a candidate for association, we prefer
addresses that already appear in the context hash for
the given context. The context hash has smaller storage
lifetime than the neural network (it will be overwritten
on either conflicting associations or on overloaded hash
values), but it gives us an additional level of confidence
that the trained context/address pair was already ob-
served, and it helps the neural network train faster over
recurring associations by reducing the noise.
3.2 Parallel association policies
As described in the previous section, there are several
possible ways of selecting the desired candidate address
for association with each context. Different association
policies match different types of patterns that the pro-
gram may exhibit. Therefore, to extract all possible
patterns, we can place multiple networks in parallel and
train each one independently with the address associated
by each policy. Since the inputs to the networks are all
identical and some of the hidden neurons may be useful
for different networks, we optimize this by dividing only
the output layer. This way, different associations may
be trained in parallel over a single network, allowing
shared storage and shared learning.
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Figure 6: Schematic workflow of the neural network prefetcher
given memory access to a0 under context state S0
In our experiments we used one subset range of nodes
to train associations with minimal distance in terms of
minimal square error (MSE) from the current output
of the network. We use the other subset to train the
best context-hash match (i.e., the first context-address
pair that hits in the context hash). The hash-based
associations often give better results during early stages
of the run, as they are faster to train, while the slower
MSE-based associations improve the overall coverage.
The predictions generated by the multiple output sub-
sets are interpreted as deltas relative to the address of
the predicting state. We construct the prefetch addresses
and send them to the memory unit. Since triggering
prefetches increases overall system bandwidth, the pro-
posed prefetcher may dispatch ”shadow prefetches”, sim-
ilar to the RL-context prefetcher [2]. This is done by
storing all generated prefetches into a prefetch queue
and using them to collect feedback, but dispatching only
the highest confidence ones to become actual prefetches.
3.3 The NN prediction unit
The central component in our prefetcher is the neu-
ral network itself, described in Figure 4. It consists of
3 layers of fully connected perceptrons. Each percep-
tron models a simplified neuron by performing a linear
product between its inputs and a weight vector, and
then applying a non-linear activation function on the
result (we use ReLU [11] for quantized networks, and a
logistic sigmoid [12] for full precision ones). The depth,
layout and precision of the neural network are explored
in Section 4. Area/power mitigations are discussed in
Section 3.6.
The prefetcher performs two steps for each L1 cache
miss (triggering on average every ∼10 instructions, based
on an L1 hit rate of ∼80%). First, the prediction phase
performs inference over the most recent context state
vector (S0): it feeds the input context vector to the
entry layer, computes the neuron activations at each
layer, and interprets the values at the output layer as
a binary representation of the predicted value (as an
address delta relative to the predicting address A0). If
the result is distinct enough (the output bits are within
valid thresholds), it is sent to the memory unit to be
prefetched.
During inference, the input vector is fed into a 32 row
× 32 column systolic array. Each column in the array
represents an input element, and each row represents a
single hidden neuron. Each matrix element multiplies
the input value with the corresponding 8-bit floating
point weight assigned to it by the neuron. The results
are propagated to the next column and accumulated
with a 16-bit accumulator per row. The controller then
selects the next set of weights and issues another phase of
operations for the next set of inputs, while accumulating
the partial sums. Since the hidden layer has 32 elements
in our design, the neurons can all be computed in parallel,
and we require 4 phases to compute the entire input
vector. However, thanks to the systolic array, we can
start propagating the next phase in a pipelined manner.
Once the hidden layer is calculated, the results pass
through an activation unit and are sent back to the
input latch for the computation of the output layer. The
controller fetches the output weights in parallel. Since
there are 32 output neurons and 32 hidden neuron inputs,
computing the output neurons requires 4 additional
computation phases over the systolic array. The result is
activated again and sent back to the main prefetcher unit
to construct the address for prefetching. The neuron
values for S0 are also stored into the association queue.
Subsequently, the prefetcher begins the training step
by popping the oldest context state, Sn, from the associ-
ation queue. The neuron values kept (from the time this
context state was added to the queue and passed through
the inference step) are preloaded into the matrix and we
perform back-propagation by comparing them with the
desired value (chosen by each of the policies described in
Section 3.2 and converted into address deltas relative to
An). We use gradient-descent to minimize the bitwise
min square error (MSE) vector:
δWoutput =
∂MSE
∂Woutput
=
∂MSE
∂output
∗ ∂output
∂prod
∗ ∂prod
∂Woutput
, (1)
where prod is the vector of pre-activation values, and
output is the output-layer neuron vector. Since MSE is
the squared distance, the derivative is proportional to the
delta. Therefore, the first term is a simple subtraction.
The second term is the derivative of the activation, which
(for ReLU) is a simple step function around 0. The
third term is the hidden neuron value. The overall
calculation is therefore a 32-element subtraction (which
is shared by all trained neurons) followed by an element-
wise multiplication for each of the output weight matrix
elements, and the result is added to the current weight
and is updated in the weight matrix.
After the output weight matrix is updated, the hid-
den neuron weights are updated in a similar fashion.
However, in the hidden layer the impact of each weight
affects all output neurons. Therefore, the error gradi-
ent of each neuron must incorporate the errors of the
entire output layer. This requires a preliminary pass to
compute the weighted errors (one FMA per hidden layer
weight), followed by another delta calculation phase.
3.4 Prediction feedback
The neural network must be able to accept feedback
for training, both positive and negative. We achieve
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this by tracking predictions (both real ones and shadow
prefetches) in the prefetch queue. When a demand hits
this queue at a depth deemed useful (we use the same
weight function as in [2]), we trigger another training
pass on the NN to strengthen the context/address pair
that was hit. If, however, a prediction is hit outside
the useful range, or if it drops off the queue without
ever being hit, negative feedback must be provided. The
neural network is less equipped to provide such feedback
as there is no way to “untrain” a sample. Instead, we
remove a single bit from the NN outputs interpreted as
predicted delta, and instead train it to hold the confi-
dence of the prediction. Any positive feedback will train
it to a high value, and any negative feedback will train it
to a low one. Since, unlike the address bits, this output
neuron is not intended to be interpreted as a binary
value, we are not forced to train it as such. Instead, we
can assign gradual values according to the strength of
the feedback and achieve more accurate training.
3.5 Information encoding
Unlike other learning mechanisms that rely on direct
or semi-associative storage, neural networks store their
knowledge in the form of node weights. Rather than
performing lookups in internal tables, the neural net-
work calculates the outcome using multiple paths that
combine the values of all the active nodes in parallel.
Consequently, we do not control how information will
be stored in the neural network, and the actual layout
depends on the convergence of the training process. No-
tably, a single node in the network might sometimes
be associated with a specific, highly specialized feature
of the input pattern (sometimes known as the “grand-
mother cell” [13] and referring to how single neurons can
learn to recognize abstract concepts).
This form of distributed storage increases the number
of unique patterns a neural network can learn (i.e., the
network’s expressiveness) compared to direct tabular
representation. For example, a network that learns an
add function may first attempt to memorize all encoun-
tered results, but after sufficiently long training may
eventually converge towards a simpler implementation
of a bitwise adder simply because memoization will no
longer fit in the network’s storage capacity.
Recurrent neural networks (RNNs) represent another
important enhancement for neural networks. Normal
feed-forward networks connect neurons only between
consecutive layers and are effectively stateless with re-
gard to the input stream. RNNs add the notion of loops
within the layers, allowing the network to preserve mem-
ory of the previous learning steps. Previous inputs take
part in the inference of the current input, allowing the
network to learn temporal functions. This makes such
networks effective in learning sequences and patterns
(as opposed to a set of unordered samples), since these
often represent some forms of temporal relations.
In this work we focus on a recent type of RNN called
Long Short-Term Memory (LSTM) [14]. This variant,
which adds neurons functioning as “gates” to control
the internal loops, is able to learn when the internal
Figure 7: Storage required by the NN prefetcher based on size
of the hidden layer and the precision bits (assuming an associa-
tion queue of 128 entries), log-log scaled. The circle shows the
implementation used in this paper, which takes ∼14kB.
node should be used, adjusted, or reset. LSTM allows
information to be safely stored for short or long periods
and used only when necessary. The information looping
functions as a sort of internal memory and may, in
some cases, enhance the context visibility beyond what
our history allows and up to an arbitrary depth. We
add a small number of dedicated LSTM cells (with
input, output and forget gates) on top of the existing
network to examine whether this capability provides
better predictability.
3.6 Area and energy considerations
Implementing a neural network typically requires a
significant die area and consumes a lot of power. This
section describes how we mitigate the power and area
overheads to achieve a feasible neural network prefetcher.
Notably, power-performance efficiency may be lower than
for other prefetchers, but given the rapid progress in NN
research, we believe this can be further optimized in the
near future.
The first mitigation, often employed in modern neural
networks, is trading off precision for power and area.
Common NN implementations employ half-precision
floating point math (FP-16) [15], and some even reach
8-bit precision [16], with a relatively small impact on
the overall accuracy of the learning process. Such a re-
duction was shown to save area by up to 62% per 2x bit
reduction [17], due to the number of operations and the
simplification of the carry chains. Our implementation
therefore uses 8-bit precision for FP calculations.
The fully connected topology of our 3-level neural net-
work will include the following multiply-and-accumulate
operations for the feed-forward operation (and approxi-
mately the same for the back-propagation step):
Nfma = Ninput ∗Nhidden +Nhidden ∗Noutput ≈ 5k (2)
Based on estimations by Brunie [17], a single precision
FP FMA with fixed point accumulator would require
∼2000 µm2 per cell on a 28nm process (adding mixed
precision does not seem to add much in area, while
improving precision significantly). On a modern 14nm
process this should shrink by 4x, so our 32×32 systolic
array would require about ∼0.5mm2 (a small fraction of
a modern core). Adding the control logic, data paths and
accumulators incurs negligible area overhead compared
to the matrix itself. The other significant area consumers
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are the weights matrix (with an 8-bit weight per FMA
operation) and the association queue (with 128 entries
of 128-bit state and 8-bit neuron value for each of the
32+32 neurons), resulting in 15kB of storage. Figure 7
shows how the overall storage is affected by the size of
the hidden layer and the number of precision bits used.
The next concern is energy consumption. Based on
Horowitz et al. [18], with 32bit floating point (single
precision) each FMA operation would consume roughly
4.6pJ on a 45nm process, but a 16-bit FP FMA would
take only take 1.5pJ, 3× less energy. Process scaling
provides a significant reduction. Bohr claims [19] a
∼1.6× improvement in energy efficiency per generation
on an Intel process; therefore a neural network on 14nm
should be∼4×more energy efficient. We can also assume
that reducing the precision from 16-bit to 8-bit would
reduce the power and energy by an additional ∼3-4×,
so the overall energy per step would be ∼700pJ.
Finally, recent work shows rapid progress with quan-
tized neural networks, where the values (weights and acti-
vation values) are reduced to a few bits [20], with binary
neural networks being the extreme example [21] [22] [23].
In addition to reducing the area significantly, these tech-
niques make it possible to simplify the calculation steps
by orders of magnitude. With a BNN, for example, all
FMA operations on binary values are reduced to simple
bitwise logic (XNOR and popcount). Higher precision
designs also show a significant improvement in area and
energy cost. Jouppi et al. [16] quote 6× less energy
and area for 8-bit quantized multiplications, as well as
13× less energy and 38× less area for 8-bit quantized
additions. The main hurdle with quantized networks is
that until recently they were applied only for inference.
However, recent work by Courbariaux et al. [24] and by
Tang et al. [25] shows promising results in the training
domain as well. We adapted some of these techniques
in our work to reduce the NN prefetcher overheads even
further, but were not yet able to match the performance
(as shown in Section 7.4). We therefore select an 8-bit
FP precision for our design, but future work may be
able to reduce it.
4. SEQUENCE PREDICTIONWITH NNS
Before testing the full prefetcher design on real work-
loads, we first inspect several variants for training our
neural network in order to observe how well they pre-
dict sequences of values. We start with the basic pat-
terns in Table 1 as a benchmark for real memory ac-
cess streams. We also add several sequences based on
functions that represent patterns of various complexi-
ties, as a proxy for more complicated access streams: a
(shifted) sine function, a polynomial function, a linear
line and a pseudo-random function (LFSR based).Each
series is fed into the neural network a single value at
a time, and the output is trained to provide the next
sequential element. Given a series xni=1, we teach the
neural network to predict the values in one of the follow-
ing association modes: function estimation (n → xn),
next element prediction (xn−1 → xn), next element
with history ({xn−2, xn−1} → xn), or delta prediction
Figure 8: Average square error convergence over time when
training the sin(x) function over different NN depths and sizes
(lower is better).
Figure 9: Average square error for different sequences and learn-
ing modes, on a network with 32 hidden nodes.
((xn−1 − xn−2)→ (xn − xn−1)).
We measure the behavior of all benchmark sequences,
using the 4 learning modes and 5000 iteration phases
with varying neural network sizes and structures. Results
are shown in square error per element (sum over all
output bits), averaged over all elements in the sequence.
Figure 8 shows the average square error convergence
over time for the same function, during the training
process (sum of squared error per bit, averaged across
all predicted values on a single cycle). As expected, the
fastest converging network is initially the 3-level one,
which reaches steady state in less than 1000 iterations.
The two 4-level networks initially converge slower and
are much more jittery during that process (as can be seen
from the ”cloud” of results) due to the interplay between
the gradients of the two hidden levels, but eventually
both surpass the 3-level network. The 5-level neural
network fluctuates even more, as expected. However, it
does not seem to converge on better results than the
shallower networks, even when extending the process
to 106 iterations, which makes it impractical for online
learning.
Figure 9 shows the average square error for the dif-
ferent benchmarks covered in this section. The figure
shows the results for a 3-level network with 32 hidden
layer neurons, after training over 5000 iterations (each
covering all the elements in the sequence). We observe
that different functions benefit from different correlation
methods: the polynomial function, for example, benefits
from delta learning as it reduces the polynomial degree.
SMS benefits from deltas as well, since the pattern is
intended to stress such recurring deltas. Markov and
VLDP sequences, on the other hand, benefit from em-
ploying history in the input since this is the main way
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Figure 10: Convergence rate for different benchmarking se-
quences.
to distinguish between the Markov states. LFSR con-
verges to an almost perfect prediction with any input
that includes the previous element, due to the simple
shift relations between elements (requiring that only the
entropy bit be learned). Thus, for best coverage of real
sequences, we need to implement multiple modes of cor-
relation in parallel, and dynamically alternate between
them.
Figure 10 plots the rate of convergence over time for
all the benchmark functions (using history learning mode
as an example), over the first 1000 steps. The rate of
convergence is relatively fast: most of the patterns had
to be replayed only 100-200 times for the network to
reach close to the final values, and the error remains
stable beyond that point. The only slow-to-converge
sequence is the Markov series, due to the order of the
benchmark, which traverses each edge on the address
”graph” several consecutive times to give it the desired
probability before traversing the other edges.
5. RELATEDWORK
5.1 Prefetching techniques
Falsafi and Wenisch classified [1] prefetchers into 3
groups:
• Stream/stride prefetchers utilize spatial local-
ity, common in many applications that use lin-
ear data structures placed sequentially in memory.
These prefetchers detect the constant stride pattern
and run ahead of the demand stream. Most modern
CPUs employ flavors of this family. Recent work by
Pugsly et al. [26] proposed the Sandbox prefetcher,
which tests different strides before choosing the op-
timal. The Best-Offset prefetcher by Michaud [27],
which is based on a similar concept, has won the
2nd Data Prefetching Competition (DPC2) [28].
Another participant in DPC2 was the Access Map
Pattern Matching (AMPM) prefetcher by Ishii et
al. [29], which detects the stride using shifted access
pattern matching.
• Address-correlating prefetchers utilize tempo-
ral locality between pairs or sequences of accesses,
indicating that accesses that appeared with some
temporal adjacency in the past will manifest this
adjacency in the future as well. The challenge is
to isolate the correlated accesses out of a stream
of unrelated ones. One of the original examples
was the Markov predictor [8]. Later work improved
the prefetching depth, including the Global History
Buffer Address-Correlation flavors (GHB/AC) by
Nesbit and Smith [10], which observe a long history
of accesses and isolates recurrences from it (some-
times using the program counter for localization),
and the Irregular Stream Buffer (ISB) by Jain and
Lin [30], which attempts to restructure the dataset
spatially, similar to the instruction-based counter-
part, the trace cache [31]. This category also in-
cludes works targeting linked data structures, such
as those by Roth, Moshovos and Sohi [32], [33],
and by Bekerman et al. [34]. These prefetchers
track recurring memory accesses and generate jump
pointers into irregular data structures.
• Spatially-correlated prefetchers use an exten-
sion of temporal locality that correlates between
spatial patterns instead of absolute addresses. These
prefetchers seek out recurring spatial patterns that
are not part of a long consecutive sequence but may
repeat locally, such as accesses to the same fields of
a structure across different instances. Examples of
this family are Spatial Memory Streaming (SMS)
by Somogyi et al. [7], the DC flavors of GHB [10],
and the Variable Length Delta Prefetcher (VLDP)
by Shevgoor et al. [9].
Semantic prefetchers can be seen as a combination
of all the above. The wide context they use allows the
correlation learning engine to extract address or delta
correlation artifacts, or even other forms of relations
between history elements. Such a technique was recently
presented by Peled et al. [2], using a contextual-bandits
scheme and a slew of hardware and software attributes.
However, that approach had to rely on complicated
context hashing and dimension reduction mechanisms.
5.2 Neural network based predictors
Using neural networks as a means to optimize micro-
architectural speculations and predictions has already
been proposed. Jime´nez and Lin proposed using perceptron-
based neural networks for branch prediction [35]. More
recently, Teran, Wang and Jimenez extended this con-
cept for predicting reuse distance and replacement pol-
icy [36]. The CPU industry is also incorporating these
techniques, with both AMD and Samsung publicly claim-
ing to incorporate neural networks into their branch
predictiors (in “Ryzen” [37] and in “M1” [38]).
While predicting addresses adds a degree of complex-
ity compared to binary decisions (taken vs. not-taken
branch, or keep vs. replace), this work sheds some
light on the feasibility of implementing a simple neural
network over hardware.
Due to the approximated results of neural networks,
they seem to fit micro-architectural speculations where
mistakes do not have functional effects. However, neural
networks are not restricted to that domain. Some re-
searchers also apply them to predict functionally visible
results. Esmaeilzadeh et al. presented a neural network
8
based predictor for estimating function results [39], used
when some degree of approximation is allowed (such
as some image processing kernels). Outside the CPU
architecture domain, Knoll and Freitas [40] reviewed
neural network models with stochastic memoization for
sequence prediction used to optimize compression algo-
rithms.
Siegelmann and Sontag have shown recurrent neural
networks (RNN) to be Turing complete, i.e., to have
the computational complexity of a Turing machine [41],
even with the constraint of having rational weights, thus
making it possible to model them with real hardware.
Google teams proposed using neural networks as a
Turing-compatible model of computation in some sce-
narios: Graves, Wayne and Danihelka [42] proposed
training such a network to learn the actions of an actual
Turing machine, allowing it to learn simple algorithms,
while Kurach, Andrychowicz and Sutskever [43] pro-
posed using a neural network with controlled memory
nodes (LSTM) to perform complicated algorithms in-
volving linked data structure and array manipulations,
focusing on the detection of memory access sequences of
specific tasks with small footprints. Recently, Graves et
al. published a complete neural network based compute
model called differentiable neural computer (DNC) [44],
augmenting the neural network with a novel form of
internal memory based on parallel weighted read/write
matrix operations. DNC was also shown to successfully
learn short graph traversals and predict resulting nodes
and shortest paths. More recently, Hashemi et al. [45]
presented an initial exploration of LSTM neural net-
works for memory access pattern prediction, relying on
PC and address deltas as features. While they have not
yet suggested a practical prefetcher, their work offers
insights on the potential of deeper networks.
The computational and storage costs of neural net-
works remain critical limitations. Recent work attempts
to mitigate these costs by employing dedicated eDRAM
and optical interconnects for storing the weights (DaDi-
anNao by Luo et al. [46]), or by using resistive-memory
based crossbars for storage and analog computation
(Shafiee et al. [47]). Other studies seek to simplify the
cost of maintaining the NN node weights by reducing
them to quantized (e.g. binary or ternary) values that
will be easier to manage in hardware [21] [48]. This
approach is mostly used for inference, but quantized
training is also explored [20].
6. METHODOLOGY
The neural network based prefetcher was modeled
on the gem5 [3] simulator, using system emulation (SE)
mode in order to focus on the application user-level code,
and running an out-of-order x86 CPU for realistic be-
havior. Table 2 specifies the parameters of the simulated
system.
A large selection of frameworks is available for im-
plementing neural networks (alexNet [49], Caffe [50],
torch [51]). However, we preferred instead a simplified
in-house model, both due to constraints in integration
into our simulator, as well as to ensure that the imple-
Simulation mode Sys. emulation, accurate timing, x86
Core type OoO, 4-wide fetch
Queue sizes 192 ROB, 64 IQ, 256 PRF, 32 LQ/SQ
MSHRs L1: 4, L2: 20
L1 cache 64kB Data, 32kB Code,
8 ways, 2 cycles access, private
L2 cache 2MB per core, 16 ways, 20 cycles access, shared
Main memory 2GB, 300 cycles access
NN prefetcher
Levels 3, 4 or 5
Neurons 128 input, 32 output,
32-128 hidden neurons per layer
+ 8 LSTM nodes (when applicable)
Association queue 128entries
Competing prefetchers
GHB (all) [10] GHB size: 256, History length: 3
Prefetch degree: 2, Overall size: 4kB
SMS [7] PHT size: 2K, AGT size: 32, Filter Table: 32
Regions size: 2kB, Overall size: 20kB
VLDP [9] 3 DPTs × 64 entries
Context RL [2] CST size: 2K entries x 4 links (18kB),
Reducer: 16K entries (12kB)
Prefetch queue: 128 entries
Table 2: Simulator parameters.
BFS Breadth-first search over a spatial
(array-based) 10k vertice graph
listsort Linked list sorted insertion & deletion
(over 1M elements)
matmul Matrix multiplication (1k × 512 by 512 × 1k)
suffixArray Create a suffix array of a 34M long DNA sequence
setCover Find a greedy approximate minimal set cover
over a 20k rMat based array represented graph
convexHull Find a convex hull of a 500k 2D plummer map
spmv Sparse matrix multiplication
array Sum a 1M long array
bst Binary search along a 10k array-based tree
prim Find a Prim min spanning tree over a linked
graph (212 nodes, rMat generated)
list Pointer chasing along a 200k long linked list
kruskal Find a Kruskal min spanning tree over an
array-based graph (100k nodes rMat generated)
patterns Access along a 200k-long array using
arithmetically growing index jumps
Table 3: Manual kernels.
mentation is feasible in hardware and has no hidden
optimizations.
Our network parametrizes the depth (number of lay-
ers), the width (number of nodes per layer), and the
connectivity (number of nodes in the previous layer
connected to a single node in the current one). In ad-
dition, it allows adding an arbitrary number of nodes
with memory connectivity and gates, modeling LSTM
connections.
We compare the NN-based prefetcher with four state-
of-the-art prefetchers: VLDP [9], SMS [7], GHB-PC/DC [10],
and Context-RL [2]. VLDP represents a family of stride
prefetchers and was shown to outperform other stride
prefetchers (including the latest prefetching competition
winner, Best Offset [27]). The well-known SMS and
GHB-PC/DC prefetchers represent temporal correla-
tions prefetchers and pattern-based prefetchers. Context-
RL uses a similar context-based prefetching concept but
a simpler and limited learning mechanism.
Finally, we use a wide range of common benchmark
suites, including SPEC 2006 [4], Graph500 [5], and
HPCS [52]. We also add multiple hand-written ker-
nels, to achieve high coverage of application behavior.
Table 3 describes the manual kernels used. In this paper
9
Figure 11: Speedup gain from NN based prefetching vs. other
techniques, over a variety of applications from different benchmark
suites. Only tests with gain above 5% over any prefetcher are
shown (SPEC suite includes c/c++ based benchmarks that could
be compiled over LLVM).
we focus on single-threaded applications to demonstrate
how semantic locality prefetching can contribute even
on that hard-to-scale class.
The benchmarks were compiled with an LLVM v3.6.2
compiler [53]. The simulation was done over 50M instruc-
tion phases, at skips of 50B/100B instructions selected
according to memory workload characterization by Jaleel
et al. [54] to cover the main steady-state phases of mem-
ory behavior. For SPEC06 traces we usually captured
2-3 phases per trace, except when the hotspot did not
show benefit for any of the prefetchers checked (usually
due to low memory activity phases).
Multi-threaded applications were not handled in this
paper as we aim to explore the limits of single-threaded
performance, which is far more limited by memory la-
tency. MT runs may gain additional performance bene-
fits from shared learning on similar threads, but this is
left for future work.
7. EVALUATION
The neural networks evaluated for our prefetcher have
3 levels (1 hidden layer with 128 neurons), 4 levels (2
hidden layers with 96 and 64 neurons respectively) and 5
levels (3 hidden layers with 96, 64 and 64 neurons). We
also ran the 3 level network with an additional 16 LSTM
nodes, making it a recurrent NN. Deeper networks are
not tested here as even 5-level networks were shown in
Section 4 to converge too slowly. Convolutional neural
networks (CNN) were also tested but are not shown
since the results were not stable enough and the partial
connectivity we used degraded their performance with-
out exposing the desired spatial locality across input
nodes.
Figure 11 compares the IPC speedup of the 3-level
NN prefetcher against other state-of-the-art prefetchers.
Figure 12: Breakdown of demand accesses according to the
prefetch usefulness. Useless prefetches are stacked on top of the
100% demands. Only tests with over 10% demand L1 miss rate
or with a large useless prefetch bucket are shown. The secondary
y-axis
shows the speedup curve.
The speedup is shown compared to a baseline with no
prefetching. The workloads shown are the ones that
exhibited some minimal degree of sensitivity to prefetch-
ing, getting a speedup of at least 5% on any of the
tested prefetchers. However, the geomean shown for
SPEC2006 is over the entire suite, except for the For-
tran benchmarks, which could not be compiled on our
LLVM/clang, and some benchmarks that had build is-
sues (gcc, perlbench) or were not supported by gem5.
The graph shows that most of the benchmarks with
complex memory access patterns benefit significantly
from the neural network based prefetchers. On aver-
age, the NN-prefetcher gains 30% , which is 43% higher
than GHB PC/DC, 2× higher than SMS, 2.9× higher
than VLDP and 2.1× higher than the RL-based context
prefetcher. The most notable gain on SPEC2006 was
in LBM (which averaged to 90%, although some of the
phases reached a local speedup of 2.8×). On kernels,
the benefits are even higher, with the max gain (on a
linked list traversal test) above 5×.
The performance gain of a prefetcher depends on the
tradeoffs between useful, useless, and partially-useful
prefetches. Figure 12 shows the breakdown of demand
misses in the L1 cache. Each of them can be categorized
as one of the following (sorted by increasing usefulness):
a miss that was never prefetched, a prefetch that was
triggered but not yet sent (non-timely), or a prefetch
that was sent but not yet completed (shorter wait). In
addition, we have demands that hit cached lines already
hit by previous demands, and useful prefetches (only
the first demand to hit them). On top of these cate-
gories covering 100% demands, we add bad prefetches:
addresses prefetched but never used while in the cache,
indicating that the prefetcher was wrong about the ad-
dress. Speedup is correlated with having many useful
prefetches but not too many useless ones. In some cases
(e.g., matmul), most of the gain is from reducing the
demand miss latency, indicating that the prefetcher is
successful, but further depth tuning may provide better
results.
7.1 Comparing different NN schemes
Figure 13 shows the performance of the different as-
sociation schemes described in Section 3 (over a single
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Figure 13: Comparison between different association policies
for training address selection. MSE chooses for each output
subset the address closest to the network output, Context policy
prefers matches in the context hash, and Conf prefers associating
addresses of frequent PCs.
Figure 14: Comparison between NN sizes, depths, and LSTM
support.
phase at 50G instructions skip). The NN is partitioned
and trained over different association candidates, pro-
ducing multiple prefetch candidates. We observed that 4
parallel networks are not necessarily better than 2, due
to additional thrashing (GemsFDTD, for example, gains
less when we activate more networks), and because the
PC-based association is less effective (LBM and milc).
The remainder of the results were obtained using the
2NN scheme.
Figure 14 shows the impact of network size (number
of neurons in the hidden layers), depth, and the use of
special features such as LSTM nodes. Interestingly, the
differences are very small, and some benchmarks exhibit
opposite trends (LBM prefers smaller, simpler networks,
while GemsFDTD and MCF prefer larger networks).
These negligible differences concur with the observation
that deeper networks cannot perform online training
fast enough against changing code phases to extract any
benefits from their size.
LBM benefits the most from a simple neural network
while MCF, GemsFDTD and astar benefit slightly from
adding LSTM nodes. This is due to the reuse distance
of pattern types: MCF cannot memorize its full linked
data structures as they are too big. It may therefore
gain from long term memory by storing some critical
addresses in the LSTM neurons (such as those in the
first few levels of its cost network). The same applies for
other applications using linked data structures such as
astar. LBM, on the other hand, has a grid layout that is
more spatially recurrent and can train a generic pattern
that does not require long term memory.
7.2 Classifying prefetch usefulness
Different applications demonstrate different classifi-
cations for prefetcher usefulness. First, there are the
spatially organized applications, where the program tra-
verses data structures sequentially. In these cases, the
neural network prefetcher can learn a constant delta,
but so can the other prefetchers examined. The neural
network prefetcher exhibits higher gains thanks to better
context localization (from which the GHB-PC/DC also
benefits, albeit to a lesser extent). In some of the cases,
the neural network prefetcher also gained thanks to the
fixed distance policy (associations are always made at a
fixed history distance), which improved its coverage.
The second category is temporally correlated appli-
cations such as linked lists. These cases are almost
impossible to describe as a function, as they exhibit an
almost random dataset layout. The recurrence can, how-
ever, be recorded and replayed, at least up to the length
that the prefetcher storage can support. In this category
(and most notably in the link-based version of SSCA),
the context-RL prefetcher often wins due to the speed
of its learning (a single access is enough to generate a
complete prediction). However, on larger data-set sizes,
the neural network will be able to scale better than the
context-RL prefetcher thanks to its distributed storage.
7.3 Comparison with other prefetchers
The neural network prefetcher and the context-based
RL prefetcher both learn by associating between context
states and addresses. Comparing them will therefore
illustrate the difference between the storage and com-
plexity limitations (although there may also be minor
differences in the policies used by the two methods to
select the best associations).
For some of the applications we can see that context-
RL provides a higher speedup, the most notable example
being the list-sort kernel. The results show that the list
itself is too big to fit in any of the prefetchers in full
(allowing only a subset of the list to be stored). Because
the sorted list is built gradually, a limited head segment
of the list can easily fit since it has a better chance to be
used during every search. However, this segment may
frequently change while elements are being added with
uniform distribution across the list. The context-RL
prefetcher can update the CST table on such changes
with a better association (a process that occurs instantly
once the score of the new association exceeds that of the
old one). Conversely, the neural network prefetcher has
to rebuild its weights to reflect the change. Since each
of these weights represents multiple elements in parallel,
this process may break other predictions and may take
a long while to reconverge every time the data structure
changes.
In some cases, however, applications such as LBM and
kernels such as prim and matmul show significant gains
compared to the context-RL prefetcher. These gains are
attributed to better storage and due to contextual asso-
ciations (mostly on a complex pattern, as in prim and
LBM), and partly due to association policies that favor
constant lookahead depth (which is useful for spatial
traversals, as in matmul).
Gobmk shows an interesting gain unique to NN-prefetch
(only on the longer skips). This Go benchmark recur-
sively plays game moves down the decision tree and
recovers them when they are pruned. This makes the
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Figure 15: Comparing a network using double-precision FP and
3-bit QNN.
stack of board states big, but the allocation scheme
groups related moves spatially. The descent depends on
prior decisions, making the branch/PC history an effec-
tive heuristic for the chosen paths. The NN usefulness
is only observable on the longer skips, when the game
stack becomes larger and more fractured.
7.4 NN quantization
Figure 15 shows a comparison between a 3-layer net-
work (with 128 hidden nodes) that uses 32-bit floating-
point weights and activations and one that uses 3-bit
quantized values (the input and output values are al-
ways binary). Most benchmarks sustain only a small
hit in their speedup, with the exception of MCF and
gemsFDTD, which incurred significant slowdown due to
their inability to converge with the quantized gradients.
8. CONCLUSIONS
This paper presents a neural network memory prefetcher
based on semantic locality. This recently proposed model
argues that locality of reference is an artifact intrinsic to
the program implementation rather than a simple spatio-
temporal correlation. The proposed prefetcher learns the
algorithmic properties of programs by feeding machine
and program state elements as inputs to a neural net-
work. The NN is trained at runtime to predict future
memory accesses based on correlated context-address
associations.
Our main goal in this paper is to examine whether the
learning capabilities of a neural network are inherently
superior to those of other machine learning or heuristic-
based techniques. The NN prefetcher covers a spec-
trum of spatio-temporal access patterns that can only
be handled today by multiple heuristic spatio-temporal
prefetchers working together. Our analysis demonstrates
that this prefetcher outperforms other state-of-the-art
prefetchers, providing 43% higher gain on SPEC06 than
GHB-PC/DC, 2× more than SMS and 2.9× over VLDP.
Our current design, while still expensive in terms
of area and energy efficiency, exceeds state-of-the-art
prefetchers in performance but not necessarily in pow-
er/performance efficiency. As such it may serve well
in high-power designs. However, the fast evolution of
NN technology will make future networks faster, more
compact, and more efficient, thereby making the NN
prefetcher more accurate and power efficient.
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